Design Of An 8 Bit Receiver Based On FPGA
This project is developed in purpose to design and build a receiver in UART (Universal Asynchronous Receive Transmit) based on FPGA (Field Programmable Gate Array). There are two main parts associated in developing this receiver including software development and hardware installation. The most im...
Saved in:
Main Author: | |
---|---|
Format: | Monograph |
Language: | English |
Published: |
Universiti Sains Malaysia
2006
|
Subjects: | |
Online Access: | http://eprints.usm.my/58612/1/Design%20Of%20An%208%20Bit%20Receiver%20Based%20On%20FPGA_Haidzir%20Mohammad_E3_2006_ESAR.pdf http://eprints.usm.my/58612/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|