Design of a reconfigurable FFT processor using multi-objective genetic algorithm
This paper describes the implementation of Multi-objective Genetic Algorithm (MOGA) in a 16-point Radix-4 Single Path Delay Feedback (R4SDF) pipelined Fast Fourier Transform (FFT) processor in Verilog. The role of MOGA is to optimize the wordlength of the FFT coefficient and at the same time make su...
Saved in:
Main Authors: | Pang, Jia Hong, Sulaiman, Nasri |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2010
|
Online Access: | http://psasir.upm.edu.my/id/eprint/47776/1/Design%20of%20a%20reconfigurable%20FFT%20processor%20using%20multi-objective%20genetic%20algorithm.pdf http://psasir.upm.edu.my/id/eprint/47776/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Genetic algorithm optimization for coefficient of FFT processor
by: Pang, Jia Hong, et al.
Published: (2010) -
Low power pipelined FFT processor architecture on FPGA
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2018) -
Pipelined fast Fourier transform (FFT) processor power optimization
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019) -
Design of radix-4 single path delay fast fourier transform processor with genetic algorithms optimization
by: Pang, Jia Hong
Published: (2011) -
Optimization of fast fourier transform processor using genetic algorithm on Raspberry Pi
by: Ghazi, Firas Faisal, et al.
Published: (2019)