Analysis and modeling of ASIC area at early-stage design for standard cell library selection
Area-delay curve is an effective technique to compare and select the appropriate library at different target delay constraint. However, generating area-delay curve requires time-consuming synthesis processes. This paper presents a fast area estimation model to allow the designer to select the optima...
Saved in:
Main Authors: | Lim, Yang Wei, Hashim, Shaiful Jahari, Kamsani, Noor 'Ain, Mohd Sidek, Roslina, Rokhani, Fakhrul Zaman |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2019
|
Online Access: | http://psasir.upm.edu.my/id/eprint/36345/1/Analysis%20and%20modeling%20of%20ASIC%20area%20at%20early-stage%20design%20for%20standard%20cell%20library%20selection.pdf http://psasir.upm.edu.my/id/eprint/36345/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Generating power-optimal standard cell library specification using neural network technique
by: Lim, Sze Huang, et al.
Published: (2017) -
Development of automated standard cell library characterization (ASCLIC) for nanometer system-on-chip design
by: Hussin, Muhammad Syafiq Izzat, et al.
Published: (2017) -
Area efficient test circuit for library standard cell qualification
by: Al-Frajat, Jaafar Khadair Kadam, et al.
Published: (2015) -
Energy-performance optimization via P/N ratio sizing with full diffusion layout structure and standard cell height tuning in near-threshold voltage operation
by: Lim, Yang Wei, et al.
Published: (2022) -
Reduced hardware architecture for energy-efficient IoT healthcare sensor nodes
by: Lim, Yang Wei, et al.
Published: (2015)