Analysis and modeling of ASIC area at early-stage design for standard cell library selection
Area-delay curve is an effective technique to compare and select the appropriate library at different target delay constraint. However, generating area-delay curve requires time-consuming synthesis processes. This paper presents a fast area estimation model to allow the designer to select the optima...
Saved in:
Main Authors: | , , , , |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2019
|
Online Access: | http://psasir.upm.edu.my/id/eprint/36345/1/Analysis%20and%20modeling%20of%20ASIC%20area%20at%20early-stage%20design%20for%20standard%20cell%20library%20selection.pdf http://psasir.upm.edu.my/id/eprint/36345/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|