Cover Image

Design of 0.13 micron MCML binary adders

TK7868.D5 C42 2014

Saved in:

Bibliographic Details
Main Author:	Chai Ming Kang
Format:	text::Final Year Project
Language:	English
Published:	2024
Subjects:	Digital electronics
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Design of MCML Multiplexer In 0.13 μm CMOS Technology
by: Mohamad Izzat hanafie Bin Mohd Basir
Published: (2023)

Optimization of Rapid Thermal Processing in 0.13 micron CMOS Poly Silicon Gate
by: Chew, Soon Aik
Published: (2003)

Design and Implementation of the Quadrature Voltage Controlled Oscillator for Wireless Receiver Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009)

Design and Implementation of the Quadrature Voltage Controlled Oscillator for Wireless Receiver Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009)

Design of 0.13um CMOS multi-valued analog to digital converter
by: Farhana, Soheli, et al.
Published: (2012)

A 2.5-ghz optical receiver front-end in a 0.13 0.13-μm cmos process for biosensor application
by: Isaak, S., et al.
Published: (2018)

Design Of 0.13-Μm Cmos Lna With Flat Gain For Cognitive Radio Application_Design Of 0.13-Μm Cmos Lna With Flat Gain For Cognitive Radio Application
by: Zhaki, Faris Amsyar Ahmad
Published: (2017)

Fabrikasi dan pencirian teknologi 0.13 um nMOS
by: Ahmad, Afandi
Published: (2003)

Design Of 0.13-µm CMOS LNA With Flat Gain For Cognitive Radio Application
by: Roslan, Muhammad Asyraf
Published: (2018)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

Low power operational amplifier in 0.13um technology
by: Idris, Muhammad Idzdihar, et al.
Published: (2015)

Throughput improvement in semiconductor fabrication for 0.13?m technology
by: Balakrishna P., et al.
Published: (2023)

Hardware modeling of binary coded decimal adder in FPGA
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2012)

High Efficiency CMOS Class E Power Amplifier Using 0.13 μm Technology-0
by: Murad, S.A.Z., et al.
Published: (2012)

Throughput improvement in semiconductor fabrication for 0.13μm technology
by: Balakrishna, P., et al.
Published: (2017)

Design of a multiple valued logic analog to digital converter using 0.13μm CMOS process
by: Farhana, Soheli, et al.
Published: (2012)

Design and characterization of 8×1 photon counting array in 0.13 μm CMOS technology at 1 GHz
by: Tan, Yi Quan
Published: (2020)

Simulation of 0.18 micron MOSFET and its characterization
by: Ahmad Radzi, Syafeeza
Published: (2005)

Low noise and low power ECG amplifier using cmos 0.13μm technology
by: Kamaruzzaman, Zulfadli
Published: (2018)

Design Of 0.13-Μm Cmos 3-Stage Cascode DcDc Buck Converter For Battery Operated Devices
by: Eric Chew, Choon Yean
Published: (2017)

Electrical characterization of 0.13µm CMOS Transistor using TSUPREM-4 and MEDICI
by: Rusnita Rafee
Published: (2008)

60 GHz microstrip filter in 0.13μm RF CMOS technology
by: Harsoori, M.M., et al.
Published: (2017)

Design Of 0.13-µm CMOS Low Noise Amplifier With Enhanced Input Matching Performance And Flat Gain For Cognitive Radio Application
by: Ramakrishnan, Thinnesh Kumar
Published: (2018)

Plasma etching process for aluminum-copper metallization by photoresist margin improvement for CMOS 0.13-µm technology
by: Mohamed Hassan, Wan Faizal
Published: (2022)

High Speed Low Power CMOS Comparator using Forward Body Bias Technique in 0.13 µm Technology
by: Sohiful Anuar, Zainol Murad, et al.
Published: (2018)

5-GHz low-phase noise quadrature VCO in 0.13-μm RF CMOS process technology
by: M., Awan, et al.
Published: (2009)

High speed adder
by: Dagrious, Jihob.
Published: (2009)

Development of varied CMOS ring oscillator topologies in 0.13-Î¼m CMOS technology
by: Sohiful Anuar, Zainol Murad, Dr., et al.
Published: (2014)

Hardware modeling of binary coded decimal adder in field programmable gate array
by: Ibrahimy, Muhammad Ibn, et al.
Published: (2013)

Multiplier integrated circuit design for digital neuron using 0.13μm technology / Ahmad Ridhuwan Sudin
by: Sudin, Ahmad Ridhuwan
Published: (2012)

Comparisons of 2 Bit Mirror Adder, Dynamic Adder and Pipelined Adder Using Mentor Graphics
by: Kamarul Azman Gesly
Published: (2008)

High speed and low power double tail comparator for ADC application using 0.13um technology: article / Nur Fauzana Taib
by: Taib, Nur Fauzana
Published: (2015)

A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz
by: Muhamad, M., et al.
Published: (2011)

Electrical characterization of 0.13 µm NMOS transistor with Retrograde Well and Halo Implant Structure Respectively
by: Anas Redzuan, Mokhtar
Published: (2008)

Timing generator for 120fps CMOS image sensors on 0.13 μm CMOS technology
by: Wang, Chee Yew, et al.
Published: (2017)

Multiplier integrated circuit design for digital neuron using 0.13μm technology: article / Ahmad Ridhuwan Sudin
by: Sudin, Ahmad Ridhuwan
Published: (2012)

High speed and low power double tail comparator for ADC application using 0.13um technology / Nur Fauzana Taib
by: Taib, Nur Fauzana
Published: (2015)

New signed-digit {0,1,3}-NAF scalar multiplication algorithm for elliptic curve over binary field
by: Md Yasin, Sharifah
Published: (2011)

16-Bits Carry Look-Ahead Adder as a High Speed Adder
by: Normala Muhd. Hussain
Published: (2008)

Design of low power high speed digital vedic multiplier using 13T hybrid full adder
by: Lee, Shing Jie
Published: (2018)