Design of 0.13 micron MCML binary adders
TK7868.D5 C42 2014
Saved in:
| Main Author: | |
|---|---|
| Format: | text::Final Year Project |
| Language: | English |
| Published: |
2024
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my.uniten.dspace-34847 |
|---|---|
| record_format |
dspace |
| spelling |
my.uniten.dspace-348472024-10-27T02:00:26Z Design of 0.13 micron MCML binary adders Chai Ming Kang Digital electronics TK7868.D5 C42 2014 In present days, most electronic devices are implemented static CMOS architecture due to its high speed operations, low static power dissipation, high noise margin and convenient availability in standard library cell. However, when running at high switching frequency, it dissipates large amount of dynamic power which drawback the performance of the electronic devices. Because power saving has become a major issue in electronic devices, recently a new logic style is evolved to cater the drawback of the static CMOS architecture, that is MOS Current Mode Logic (MCML) architecture. MCML is a new logic style that is seems to be promising in delivering high speed digital circuit applications such as smartphones and laptops, due to its constant power dissipation and high speed operations. This thesis reports the development of a MCML 4-bit binary adder at transistor and layout levels using Silterra's 0.13 micron CMOS process technology. A static CMOS 4-bit binary adder is also developed at transistor and layout levels to make comparisons between both architectures. The comparisons include pre-layout and post-layout simulations in terms of power, delay and area. Both adders are designed using Mentor Graphics' DA-IC at transistor level and IC Station at layout level, and simulated using ELDOSPICE. 2024-10-23T03:43:26Z 2024-10-23T03:43:26Z 2014 Resource Types::text::Final Year Project https://irepository.uniten.edu.my/handle/123456789/34847 en application/pdf |
| institution |
Universiti Tenaga Nasional |
| building |
UNITEN Library |
| collection |
Institutional Repository |
| continent |
Asia |
| country |
Malaysia |
| content_provider |
Universiti Tenaga Nasional |
| content_source |
UNITEN Institutional Repository |
| url_provider |
http://dspace.uniten.edu.my/ |
| language |
English |
| topic |
Digital electronics |
| spellingShingle |
Digital electronics Chai Ming Kang Design of 0.13 micron MCML binary adders |
| description |
TK7868.D5 C42 2014 |
| format |
Resource Types::text::Final Year Project |
| author |
Chai Ming Kang |
| author_facet |
Chai Ming Kang |
| author_sort |
Chai Ming Kang |
| title |
Design of 0.13 micron MCML binary adders |
| title_short |
Design of 0.13 micron MCML binary adders |
| title_full |
Design of 0.13 micron MCML binary adders |
| title_fullStr |
Design of 0.13 micron MCML binary adders |
| title_full_unstemmed |
Design of 0.13 micron MCML binary adders |
| title_sort |
design of 0.13 micron mcml binary adders |
| publishDate |
2024 |
| _version_ |
1814941097057583104 |
| score |
13.214268 |