Optimizing 35nm NMOS devices V TH and I LEAK by controlling active area and halo implantation dosage

CMOS transistor reaches physical and electrical limitations technology passes through the critical 90 nm gate size. Scaling down linearly to 35nm, the transistor electrical characteristics behave even more unpredictable. This can be seen with leakage current increasing exponentially as the physical...

Full description

Saved in:
Bibliographic Details
Main Authors: Elgomati H.A., Majlis B.Y., Salehuddin F., Ahmad I., Zaharim A., Hamid F.A.
Other Authors: 36536722700
Format: Conference paper
Published: 2023
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first