Performance Analysis in Mesh Network-on-Chip Topology by using Multilevel Network Partitioning
The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of the performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of t...
Saved in:
Main Authors: | Asrani, Lit, M. Q., Edanan, H. H. A., Halim, Fariza, Mahyan, Termimi Hidayat, Mahyan |
---|---|
Format: | Proceeding |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://ir.unimas.my/id/eprint/41644/3/Performance%20Analysis.pdf http://ir.unimas.my/id/eprint/41644/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Delay Aware Topology Generation for Network on Chip
by: Asrani, Lit, et al.
Published: (2015) -
Performance Optimization in Network-on-Chip : Multi Level Network Partitioning Approach
by: Asrani, Lit, et al.
Published: (2016) -
Network Partitioning & IP Placement in Network-on-Chip (NoC) : M/M/1/B Markov Chain Modelling
by: Asrani, Lit
Published: (2012) -
Network Partitioning & IP Placement in Network-on-Chip (NoC)
:M/M/1/B Markov Chain Modelling
by: Asrani, Lit
Published: (2012) -
Power Optimization for Mesh Network-on-Chip Architecture: Multilevel Network Partitioning Approach
by: Asrani, Lit, et al.
Published: (2013)