Performance Analysis in Mesh Network-on-Chip Topology by using Multilevel Network Partitioning

• Main Authors: Asrani, Lit, M. Q., Edanan, H. H. A., Halim, Fariza, Mahyan, Termimi Hidayat, Mahyan
• Format: Proceeding
• Language: English
• Published: 2015
• Subjects: QA75 Electronic computers. Computer science
• Online Access: http://ir.unimas.my/id/eprint/41644/3/Performance%20Analysis.pdf; http://ir.unimas.my/id/eprint/41644/

The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of the performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application with four famous partitioning algorithms (Linear, Spectral, Tailor-Made and Kerninghan-Lin). Experimental results show that second level of spectral partitioning gives the best performance compared to another network partitioning.