Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device
Link to publisher's homepage at http://ijneam.unimap.edu.my
Saved in:
Main Authors: | Y.X., Goh, N. F., Zakaria, Y. L., Tan, S. R., Kasjoo, S., Shaari, M. M., Isa, A. K., Singh |
---|---|
Other Authors: | norfarhani@unimap.edu.my |
Format: | Article |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2022
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/75204 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Optimization of MEH-PPV based single and double-layer TOLED structure by numerical simulation
by: T., Kersenan, et al.
Published: (2022) -
Scaling down of the 32 nm to 22 nm gate length NMOS transistor
by: Afifah Maheran A.H., et al.
Published: (2023) -
Robust optimization of a silicon lateral pin photodiode
by: Kalthom Tasirin S., et al.
Published: (2023) -
Design CMOS Memristor-Based Logic Gates
by: Nur Aini Binti Samsudin
Published: (2023) -
Optimization of process parameter variability in 45 nm PMOS device using Taguchi method
by: Salehuddin F., et al.
Published: (2023)