Two Low Power and High Efficient Full Adder Cells Based on CNTFET Technology
Link to publisher's homepage at http://ijneam.unimap.edu.my
Saved in:
Main Authors: | Masoud, Farahani, Mona, Moradi |
---|---|
Other Authors: | mo.moradi@riau.ac.ir |
Format: | Article |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2018
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/57588 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low-power and high-performance 1-bit set Full-adder
by: Paulthurai, Anbarasu, et al.
Published: (2016) -
16-Bits High Speed Carry Select Adder
by: Nur Syuhada Muhammad Khariri
Published: (2008) -
High speed six operands 16-bits carry save adder
by: Awatif Hashim
Published: (2008) -
Comparisons of 2 Bit Mirror Adder, Dynamic Adder and Pipelined Adder Using Mentor Graphics
by: Kamarul Azman Gesly
Published: (2008) -
Design and fabrication of SWNT-FET based biosensor
by: Mohd Syamsul Nasyriq, Samsol Baharin
Published: (2014)