A study of proper integrated circuit (IC) layout techniques for a parallel adder
Access is limited to UniMAP community.
Saved in:
主要作者: | Kau, Zee Shuang |
---|---|
其他作者: | Norina Idris |
格式: | Learning Object |
語言: | English |
出版: |
Universiti Malaysia Perlis (UniMAP)
2015
|
主題: | |
在線閱讀: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/40274 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Comparisons of 2 Bit Mirror Adder, Dynamic Adder and Pipelined Adder Using Mentor Graphics
由: Kamarul Azman Gesly
出版: (2008) -
Comparison of delays between 4-bits ripple-carry adder and 4-bits carry look-ahead adder using logical effort method
由: Siti Nurhanani, Che Yahaya
出版: (2015) -
Design of a 4-bit ripple adder using Quantum-dot Cellular Automata (QCA)
由: Chan S.T.Y., et al.
出版: (2023) -
High speed six operands 16-bits carry save adder
由: Awatif Hashim
出版: (2008) -
Comparison of Speed on 5 Adder Architectures
由: Norina Mohd Yusoff
出版: (2008)