A study of proper integrated circuit (IC) layout techniques for a parallel adder
Access is limited to UniMAP community.
Saved in:
Main Author: | Kau, Zee Shuang |
---|---|
Other Authors: | Norina Idris |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2015
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/40274 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comparisons of 2 Bit Mirror Adder, Dynamic Adder and Pipelined Adder Using Mentor Graphics
by: Kamarul Azman Gesly
Published: (2008) -
Comparison of delays between 4-bits ripple-carry adder and 4-bits carry look-ahead adder using logical effort method
by: Siti Nurhanani, Che Yahaya
Published: (2015) -
Design of a 4-bit ripple adder using Quantum-dot Cellular Automata (QCA)
by: Chan S.T.Y., et al.
Published: (2023) -
High speed six operands 16-bits carry save adder
by: Awatif Hashim
Published: (2008) -
Comparison of Speed on 5 Adder Architectures
by: Norina Mohd Yusoff
Published: (2008)