Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
A fast and energy-efficient multiplier is always needed in electronics industry especially DSP, image processing and arithmetic units in microprocessors. Multiplier is such an important element which contributes substantially to the total power consumption of the system. On VLSI level, the area als...
Saved in:
主要作者: | Mohd Nazri Md Rejab |
---|---|
其他作者: | Nazuhusna Khalid (Advisor) |
格式: | Learning Object |
語言: | English |
出版: |
Universiti Malaysia Perlis
2008
|
主題: | |
在線閱讀: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2012 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
由: Norsaifulrudin Mat Zuki
出版: (2008) -
Design and implementation of embedded concurrent multiply-accumulate (MAC) functional units on FPGA for fast processing and accurate throughput
由: Mohd Azuan, Md Akhir
出版: (2016) -
8-bits X 8-bits modified Booth 1’s complement multiplier
由: Norafiza Salehan
出版: (2008) -
High speed 8-bits x 8-bits Wallace Tree multiplier
由: Tajul Hamimi Harun
出版: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
由: Wan Hasan, Wan Zuha
出版: (2000)