Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
A fast and energy-efficient multiplier is always needed in electronics industry especially DSP, image processing and arithmetic units in microprocessors. Multiplier is such an important element which contributes substantially to the total power consumption of the system. On VLSI level, the area als...
保存先:
第一著者: | Mohd Nazri Md Rejab |
---|---|
その他の著者: | Nazuhusna Khalid (Advisor) |
フォーマット: | Learning Object |
言語: | English |
出版事項: |
Universiti Malaysia Perlis
2008
|
主題: | |
オンライン・アクセス: | http://dspace.unimap.edu.my/xmlui/handle/123456789/2012 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008) -
Design and implementation of embedded concurrent multiply-accumulate (MAC) functional units on FPGA for fast processing and accurate throughput
著者:: Mohd Azuan, Md Akhir
出版事項: (2016) -
8-bits X 8-bits modified Booth 1’s complement multiplier
著者:: Norafiza Salehan
出版事項: (2008) -
High speed 8-bits x 8-bits Wallace Tree multiplier
著者:: Tajul Hamimi Harun
出版事項: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
著者:: Wan Hasan, Wan Zuha
出版事項: (2000)