16-Bits Carry Look-Ahead Adder as a High Speed Adder
This paper put emphasis on designing a modified carry look-ahead adder (CLA) to acquire a high speed carry look ahead in seeing as speed is the significant characteristics to a Central Processor Unit. After some historical background on this emphasize, it was found that there are several ways to in...
Saved in:
Main Author: | Normala Muhd. Hussain |
---|---|
Other Authors: | Norina Idris (Advisor) |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis
2008
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1360 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comparison of delays between 4-bits ripple-carry adder and 4-bits carry look-ahead adder using logical effort method
by: Siti Nurhanani, Che Yahaya
Published: (2015) -
Comparison of Speed on 5 Adder Architectures
by: Norina Mohd Yusoff
Published: (2008) -
High speed six operands 16-bits carry save adder
by: Awatif Hashim
Published: (2008) -
Comparisons of 2 Bit Mirror Adder, Dynamic Adder and Pipelined Adder Using Mentor Graphics
by: Kamarul Azman Gesly
Published: (2008) -
Low Power Multiplier Accumulator (MAC) unit using Multiple Threshold CMOS
by: Tang Fhan Thin
Published: (2008)