A 23.3 dBm CMOS power amplifier with third-order gm cancellation linearization technique achieving OIP3 of 34 dBm
Purpose The purpose of this paper is to implement a highly linear 180 nm complementary metal oxide semiconductor (CMOS) power amplifier (PA) to meet the stringent linearity requirement of an long term evolution (LTE) signal with minimum trade-off to power added efficiency (PAE). Design/methodology/a...
Saved in:
Main Authors: | Mariappan, Selvakumar, Rajendran, Jagadheswaran, Mohd Noh, Norlaili, Yusof, Yusman, Aridas, Narendra Kumar |
---|---|
Format: | Article |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.um.edu.my/42465/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 29-dBm OIP3 dual-stage power amplifier with analog pre-distorter in 0.18 mu m CMOS for IoT transceiver
by: Mariappan, Selvakumar, et al.
Published: (2022) -
A 919 MHz-923 MHz, 21 dBm CMOS power amplifier with bias modulation linearization technique achieving PAE of 29% for LoRa application
by: Rawat, Arvind Singh, et al.
Published: (2022) -
A fully matched dual stage CMOS power amplifier with integrated passive linearizer attaining 23 db gain, 40% PAE and 28 DBM OIP3
by: Gunasegaran, Premmilaah, et al. -
A 27-dBm, 0.92-GHz CMOS power amplifier with mode switching and a High-Q Compact Inductor (HQCI) achieving a 30 back-off PAE
by: Rawat, Arvind Singh, et al.
Published: (2023) -
Dual-wavelength tunable fibre laser with a 15-dBm peak power
by: Latif, Amirah Abdul, et al.
Published: (2011)