FPGA implementation of multiplier for floating-point numbers based on IEEE 754-2008 standard
This paper illustrates designing and implementation process of floating point multiplier on Field Programmable Gate Array (FPGA). Floating-point operations are used in many fields like, digital signal processing, digital image processing, multimedia data analysis, etc. Implementation of fl...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Journal of Communications Technology, Electronics and Computer Science
2015
|
Subjects: | |
Online Access: | http://irep.iium.edu.my/45503/1/2-50-1-PB.pdf http://irep.iium.edu.my/45503/ http://jctecs.com/index.php/com/index |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!