Analysis and design of low power consumption 8T and 10T full adder CMOS technology
All designers and engineers are familiar with the significance of adder subsystems. Therefore, engineers continue to perform research on them by integrating creative design ideas to boost the speed of the circuit and decrease its power consumption. In numerous digital data processing applications,...
Saved in:
Main Authors: | Abd Majid, Mohamed Ibrahim, Sahak, Rohilah, Subramaniam, Krishnan, Zainuddin, Ahmad Anwar, Abdul Rahman, Siti Husna, Ahmad Puzi, Asmarani, Mohd Mansor, Ahmad Fairuzabadi, Mohamad Yunos, Muhammad Farhan Affendi, Svpk, Satya Devu |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2022
|
Subjects: | |
Online Access: | http://irep.iium.edu.my/101594/1/101594_Analysis%20and%20design%20of%20low%20power%20consumption.pdf http://irep.iium.edu.my/101594/ https://ieeexplore.ieee.org/document/9946570 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comparative analysis of CMOS based full adders by simulation in DSCH and Microwind
by: Gamage, Sehan Amandu, et al.
Published: (2022) -
Performance comparison of CMOS and NMOS GNRFET full adder
by: Tan, Zheng Hong, et al.
Published: (2022) -
Machine learning facemask detection models
for COVID-19
by: Ahmad Puzi, Asmarani, et al.
Published: (2022) -
Design of mobile application for SME business sustainability during post Covid-19
by: Zainuddin, Ahmad Anwar, et al.
Published: (2022) -
Design of Brent Kung Prefix form Carry Look Ahead adder
by: Azuan Amin, Muhammad Aiman, et al.
Published: (2022)