Design of an ADC controller for 5-stage pipeline RISC32 microprocessor.
This project is about the Analog-to-Digital Converter (ADC) controller unit design and implementation for academic purpose. Throughout the project, XADC from Xilinx is used for simulation purpose. The development of this project will begin with the design of the ADC controller unit. The datasheet of...
Saved in:
Main Author: | Tan, Yan kai |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/4633/1/fyp_CT_2022_TYK.pdf http://eprints.utar.edu.my/4633/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The development of an RTOS for the 5-Stage pipeline RISC32 microprocessor
by: Er, Pei Qing
Published: (2022) -
Bi-objective optimization of exclusive bus lane
allocation and scheduling problem in cities
by: Ho, Yun Li
Published: (2013) -
Design of a direct memory access module for 32-BIT RISC32 processor
by: Tan, E-Chian
Published: (2022) -
Clock domain crossing design for 5-Stage Pipeline RISC32
by: Leong, Kar Yong
Published: (2022) -
Optimizing the implementation of building information modelling BIM 4D (scheduling) and 5D (cost) in highway and bridge construction
by: Jimmyson Anak Manggi
Published: (2022)