Design of 6-Stage Pipeline Processor
This project is about the design and implementation of RISC 6-stage pipeline processor for academic purpose. The main objective of this project is to improve the performance of the current RISC32 5-stage pipeline processor that developed in Universiti Tunku Abdul Rahman which is under Faculty of Inf...
Saved in:
Main Author: | Teng, Wen Jun |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/4281/1/17ACB01947_FYP2.pdf http://eprints.utar.edu.my/4281/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of a 7-Stage pipeline RISC processor
(MEM STAGE)
by: Choo, Jia Zheng
Published: (2022) -
Design of a floating point unit for 32-bit 5 stage pipeline processor
by: Low, Wai Hau
Published: (2020) -
Verification of Microprocessor without Interlocked Pipeline (MIPS) Processor using Self-Checking Testbench
by: Teng, Wen Jun
Published: (2023) -
The Design of an Asynchronous RISC Processor
by: Pee, Yao Hong
Published: (2021) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008)