Implementing digital finite impulse response filter using FPGA
This paper describes the design of Transposed Form FIR filter implemented in the Spartan-II and Virtex-E family of FPGAs. The design is an 8-tap filter based on 16-bit input samples and 14-bit signed coefficients.The basic building blocks of the filter are KCMs, Adders, Registers, and a delay-locked...
Saved in:
Main Authors: | , , |
---|---|
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2007
|
主題: | |
在線閱讀: | http://repo.uum.edu.my/4561/1/Im.pdf http://repo.uum.edu.my/4561/ http://dx.doi.org/10.1109/APACE.2007.4603854 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|