Review of High Level Fault Modeling Approaches for Mixed-Signal Systems
In the modern analogue design, Transistor Level Fault Simulation (TLFS) plays the important part since every fault in the whole circuit has to be simulated at that level. Unfortunately, it is a very CPU intensive task even though it maintains the high accuracy. Therefore, High Level Fault Modeling (...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Published: |
Springer
2011
|
| Subjects: | |
| Online Access: | http://eprints.utp.edu.my/6145/1/fulltext.pdf http://eprints.utp.edu.my/6145/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | In the modern analogue design, Transistor Level Fault Simulation (TLFS) plays the important part since every fault in the whole circuit has to be simulated at that level. Unfortunately, it is a very CPU intensive task even though it maintains the high accuracy. Therefore, High Level Fault Modeling (HLFM) and High Level Fault Simulation (HLFS) are required in order to alleviate the efforts of simulation.
In this paper, different HLFM approaches are reviewed at the device level during last two decades. We clarify their domains of application and evaluate their strengths and current limitations. We also analyze causes of faults and introduce various test approaches.
|
|---|