High degree of testability using full scan chain and ATPG-An industrial perspective

• Main Authors: M.B.I., Reaz, W.F., Lee, N.H., Hamid, H.H., Lo, A.Y.M., Shakaff
• Format: Citation Index Journal
• Published: 2009
• Subjects: TK Electrical engineering. Electronics Nuclear engineering
• Online Access: http://eprints.utp.edu.my/458/1/paper.pdf; http://www.scopus.com/inward/record.url?eid=2-s2.0-67649780535&partnerID=40&md5=d139c1efbcf4357b2da71050a3b397ed; http://eprints.utp.edu.my/458/

This study describes an efficient design methodology from an industrial perspective on utilizing Register Transfer Level (RTL) coding style, full scan chain implementation and Automatic Test Pattern Generation (ATPG) to achieve a high percentage of testability in the final Integrated Circuit (IC). The design methodology involves using an ASIC design flow with scan insertion and scan stitching performed after synthesis with scan flops set as don't_use during synthesis process. Based on this method of ASIC design flow with the RTL coding style and guideline, an in-house 64 bit processor core that executes 3 instructions per cycle, is implemented with 0.35 micron process technology with a single scan chain of 4600 flip-flops, achieving an ATPG pattern for stuck-at at 100% test coverage and 99.81% fault coverage. Thus, creating high testability coverage with the ATPG pattern can be achieved by having a fully synchronous design using the proposed RTL coding style and full scan chain implementation. This study also describes the work around methods used when dealing with cost reduction involving reduction of test pin on the IC chip package. © 2009 Asian Network for Scientific Information.