FPGA-based hardware implementation of optical flow constraint equation of Horn and Schunck

In hardware implementation, there are different architectures that can represent the same algorithm into hardware. The different architectures are usually caused by using different number representations. In this work, two hardware architectures of optical flow constraint equation of Horn and Schunc...

Full description

Saved in:
Bibliographic Details
Main Authors: Rustam, Ruzali, Hamid, Nor Hisham, Hussin, Fawnizu Azmadi
Format: Conference or Workshop Item
Published: 2012
Online Access:http://eprints.utp.edu.my/11985/1/06306121.pdf
http://eprints.utp.edu.my/11985/
Tags: Add Tag
No Tags, Be the first to tag this record!