Staff View: Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter

Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter

Saved in:

Bibliographic Details
Main Author:	Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa
Format:	Article
Published:	2018
Online Access:	http://eprints.utm.my/id/eprint/83773/
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my.utm.83773
record_format	eprints
spelling	my.utm.837732019-09-30T13:49:07Z http://eprints.utm.my/id/eprint/83773/ Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa 2018 Article NonPeerReviewed Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa (2018) Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter. PROCEEDINGS OF 2018 ELECTRICAL ENGINEERING SYMPOSIUM (EES2018) .
institution	Universiti Teknologi Malaysia
building	UTM Library
collection	Institutional Repository
continent	Asia
country	Malaysia
content_provider	Universiti Teknologi Malaysia
content_source	UTM Institutional Repository
url_provider	http://eprints.utm.my/
format	Article
author	Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa
spellingShingle	Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
author_facet	Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa
author_sort	Izam Kamisian, Syed Ahmad Asyraf Syed Mustafa
title	Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
title_short	Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
title_full	Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
title_fullStr	Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
title_full_unstemmed	Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
title_sort	using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter
publishDate	2018
url	http://eprints.utm.my/id/eprint/83773/
_version_	1651866555018903552
score	13.18916

Using altera de1-soc: integrating hard processor system (hps) and field programmable gate array (fpga) cores for median filter

Similar Items