High speed – energy efficient successive approximation analog to digital converter using tri-level switching
This thesis reports issues and design methods used to achieve high-speed and high-resolution Successive Approximation Register analog to digital converters (SAR ADCs). A major drawback of this technique relates to the mismatch in the binary ratios of capacitors which causes nonlinearity. Another iss...
Saved in:
Main Author: | Sarafi, Sahar |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/77897/1/SaharSarafiPFKE2015.pdf http://eprints.utm.my/id/eprint/77897/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:95147 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Configurable 2 Bits per Cycle Successive Approximation Register for Analog to Digital Converter on FPGA
by: Yong Hooi, Lim, et al.
Published: (2016) -
Simulation and design of 8-bit successive approximation analog-to-digital converter
by: Mohd Farid Kamil, Fadzil
Published: (2015) -
Configurable 2 bits per cycle successive approximation register for analog to digital converter on FPGA
by: Hooi, L.Y., et al.
Published: (2017) -
Design of a 1.8v successive approximation register analog-to-digital converter with low noise
by: Hassan, Hur A.
Published: (2010) -
100 MS/s, 10-bit ADC using pipelined successive approximation
by: Sarafi, Sahar, et al.
Published: (2014)