Pre-charge solution for low-power, area-efficient SAR ADC
In this paper, a new method is proposed to reduce the power consumption and occupied area of successive-approximation register analog to digital converters (SAR ADCs). The proposed solution is based on pre-charged capacitor array consisting of identical unit capacitors. According to the new method,...
Saved in:
Main Authors: | Sarafi, Sahar, Aain, Abu Khari, Bargoshadi, Javad Abbaszadeh, Chegini, Amin |
---|---|
Format: | Article |
Published: |
The Institute of Electronics, Information and Communication Engineers (IEICE)
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/54980/ http://dx.doi.org/10.1587/elex.12.20150546 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
100 MS/s, 10-bit ADC using pipelined successive approximation
by: Sarafi, Sahar, et al.
Published: (2014) -
An Investigation on ADC Testing Using Digital Modelling
by: Leong, Mun Hon, et al.
Published: (2004) -
Image reconstruction technique via ultrasonic tomography system for metal pipe
by: Bargoshadi, Javad Abbaszadeh
Published: (2014) -
Low-voltage CMOS switch for high-speed rail-to-rail sampling
by: Sarafi, S., et al.
Published: (2016) -
Analysis and study of powerefficient sar adc for active rfid sensor
by: Ahmad Azzreen, Dalawi
Published: (2021)