Network-on-chip floorplanning and application mapping using cross-entropy method
The increase in number of on-chip components (IP core) integration on System on Chip (SoC) has caused the communication of on-chip components (IP core) to hit the bottleneck of communication due to bandwidth limitation of buses. Networkon- Chip (NoC) is introduced to solve the communication bandwidt...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/53891/1/TanCheeWeiMFKE2015.pdf http://eprints.utm.my/id/eprint/53891/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:86546 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|