Arbitration schemes of wishbone on chip bus system
In the SoC development, the compatibility of IP cores is one of the challenges that need to be addressed carefully. Most of the time, IP cores is having different input output specifications with new platform. The Wishbone SoC interconnection Architecture is aim to provide a good solution for SoC in...
Saved in:
Main Author: | Ong, Kok Tong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/47999/25/OngKokTongMFKE2014.pdf http://eprints.utm.my/id/eprint/47999/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Modeling router hotspots on network-on-chip
by: Mat Junos@Yunus, Siti Aisah, et al.
Published: (2010) -
Integrated fare payment system in multi operators single market public bus network
by: Mokhtar, Safizahanin
Published: (2011) -
An alternative ranking scheme for computational grid resource selection
by: Seraydashti, Mehran Ranjbar
Published: (2013) -
Modelling And Analysis Of Stacked-Chip Scale Packages (S-Csps) Encapsulation Process Using Finite Difference Method [TK7874. K46 2007 f rb].
by: Abdullah, Muhammad Khalil
Published: (2006) -
Route discovery based on energy-distance aware routing scheme for MANET
by: Jailani, Abdul Kadir
Published: (2016)