Modeling and characterization of majority (MAJ) type single-elaectron full adder using SIMON
Transistor elektron tunggal (SET) adalah salah satu peranti nano–elektronik bagi menggantikan CMOS yang mana dibezakan dengan saiz perantinya yang sangat kecil dan pelesapan kuasa yang rendah. Ia adalah berdasarkan kepada pengawalan pengangkutan satu elektron. Artikel ini menumpukan kepada pemodelan...
Saved in:
Main Authors: | Hashim, Abdul Manaf, Murugiah, Gugeneshwaran |
---|---|
Format: | Conference or Workshop Item |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/14213/ http://dx.doi.org/10.11113/jt.v49.200 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Modeling and Characterization of Majority (MAJ) type Single-Electron Full Adder using SIMON
by: Hashim, Abdul Manaf, et al.
Published: (2010) -
VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017) -
Characterization of BDD-based single-electron basic logic circuit using SIMON
by: Hashim, Abdul Manaf, et al.
Published: (2007) -
Performance comparison of CMOS and NMOS GNRFET full adder
by: Tan, Zheng Hong, et al.
Published: (2022) -
Design and analysis of a new carbone nanotube full adder cell
by: Ghadiry, Mahdiar Hossein, et al.
Published: (2011)