QCA based error detection circuit for nano communication network
This paper outlines low power nano-scale circuit design for even parity generator as well as even parity checker circuit using quantum-dot cellular automata (QCA). The proposed even parity generator and even parity checker is achieved by using a new layout of XOR gate. This new XOR gate is much dens...
Saved in:
Main Authors: | , , , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers
2019
|
Online Access: | http://psasir.upm.edu.my/id/eprint/81897/1/QCA%20based%20error%20detection%20circuit%20for%20nano%20communication%20network.pdf http://psasir.upm.edu.my/id/eprint/81897/ https://www.researchgate.net/publication/333225924_QCA_Based_Error_Detection_Circuit_for_Nano_Communication_Network |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
my.upm.eprints.81897 |
---|---|
record_format |
eprints |
spelling |
my.upm.eprints.818972020-10-17T15:12:28Z http://psasir.upm.edu.my/id/eprint/81897/ QCA based error detection circuit for nano communication network Das, Jadav De, Debashis Mondal, Sankar Prasad Ahmadian, Ali Ghaemi, Ferial Senu, Norazak This paper outlines low power nano-scale circuit design for even parity generator as well as even parity checker circuit using quantum-dot cellular automata (QCA). The proposed even parity generator and even parity checker is achieved by using a new layout of XOR gate. This new XOR gate is much denser and faster than existing ones in the state of the art. The proposed parity generator has out shined the existing design by reducing the cell count as 10proposed parity checker has also out shined the existing design with an improvement in cell count as 17.94circuits are denser and faster than existing one. Nanocommunication architecture with the proposed circuits is also demonstrated. The bit-error coverage by the proposed method is described. Besides, the defects in the circuits are explored to facilitate guide to proper implementation. The tests vectors are proposed to identify the defects in the designs and the defect coverage by those test vector are also described. The estimation of dissipated energy by the layouts established the very low energy dissipation nature of the designs. Different parameters like logic gate, density and latency are utilized to evaluate the designs that demonstrate the faster processing speed at nano-scale. Institute of Electrical and Electronics Engineers 2019 Article PeerReviewed text en http://psasir.upm.edu.my/id/eprint/81897/1/QCA%20based%20error%20detection%20circuit%20for%20nano%20communication%20network.pdf Das, Jadav and De, Debashis and Mondal, Sankar Prasad and Ahmadian, Ali and Ghaemi, Ferial and Senu, Norazak (2019) QCA based error detection circuit for nano communication network. IEEE Access, 7. pp. 67355-67366. ISSN 2169-3536 https://www.researchgate.net/publication/333225924_QCA_Based_Error_Detection_Circuit_for_Nano_Communication_Network 10.1109/ACCESS.2019.2918025 |
institution |
Universiti Putra Malaysia |
building |
UPM Library |
collection |
Institutional Repository |
continent |
Asia |
country |
Malaysia |
content_provider |
Universiti Putra Malaysia |
content_source |
UPM Institutional Repository |
url_provider |
http://psasir.upm.edu.my/ |
language |
English |
description |
This paper outlines low power nano-scale circuit design for even parity generator as well as even parity checker circuit using quantum-dot cellular automata (QCA). The proposed even parity generator and even parity checker is achieved by using a new layout of XOR gate. This new XOR gate is much denser and faster than existing ones in the state of the art. The proposed parity generator has out shined the existing design by reducing the cell count as 10proposed parity checker has also out shined the existing design with an improvement in cell count as 17.94circuits are denser and faster than existing one. Nanocommunication architecture with the proposed circuits is also demonstrated. The bit-error coverage by the proposed method is described. Besides, the defects in the circuits are explored to facilitate guide to proper implementation. The tests vectors are proposed to identify the defects in the designs and the defect coverage by those test vector are also described. The estimation of dissipated energy by the layouts established the very low energy dissipation nature of the designs. Different parameters like logic gate, density and latency are utilized to evaluate the designs that demonstrate the faster processing speed at nano-scale. |
format |
Article |
author |
Das, Jadav De, Debashis Mondal, Sankar Prasad Ahmadian, Ali Ghaemi, Ferial Senu, Norazak |
spellingShingle |
Das, Jadav De, Debashis Mondal, Sankar Prasad Ahmadian, Ali Ghaemi, Ferial Senu, Norazak QCA based error detection circuit for nano communication network |
author_facet |
Das, Jadav De, Debashis Mondal, Sankar Prasad Ahmadian, Ali Ghaemi, Ferial Senu, Norazak |
author_sort |
Das, Jadav |
title |
QCA based error detection circuit for nano communication network |
title_short |
QCA based error detection circuit for nano communication network |
title_full |
QCA based error detection circuit for nano communication network |
title_fullStr |
QCA based error detection circuit for nano communication network |
title_full_unstemmed |
QCA based error detection circuit for nano communication network |
title_sort |
qca based error detection circuit for nano communication network |
publisher |
Institute of Electrical and Electronics Engineers |
publishDate |
2019 |
url |
http://psasir.upm.edu.my/id/eprint/81897/1/QCA%20based%20error%20detection%20circuit%20for%20nano%20communication%20network.pdf http://psasir.upm.edu.my/id/eprint/81897/ https://www.researchgate.net/publication/333225924_QCA_Based_Error_Detection_Circuit_for_Nano_Communication_Network |
_version_ |
1681490848516145152 |
score |
13.160551 |