FPGA simulation of AD converter by using Giga Hertz speed data acquisition for partial discharge detection

Currently, FPGA (Field Programmable Gate Array) technology is being widely used for accelerator control owing to its fast digital processing capability. This paper is purely a model to determine the design circuit to implement Partial Discharge (PD) detection in FPGA technology. The research shall i...

詳細記述

保存先:
書誌詳細
主要な著者: Emilliano, Chakrabarty, C.K., Basri, A., Ramasamy, A.K., Ping, L.C.
フォーマット: 論文
言語:en_US
出版事項: 2017
タグ: タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!