A comparative study of Smart Card design with Memory ciphering system on Arm-Based FPGA
Memory ciphering system is amechanism to secure the data in non-volatile memories of the system using standard encryption module and other security protectiom. Memory ciphering system in a smart card consists of three impodant units. Advanced Encryption Standard (AES) cipher, Random Number Generator...
Saved in:
Main Authors: | Yaakob W.F., Aris H., Sampe J. |
---|---|
Other Authors: | 36619864600 |
Format: | Article |
Published: |
Medwell Journals
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An Efficient Implementation of LED Block Cipher on FPGA
by: Al-Shatari, M., et al.
Published: (2019) -
Lightweight block ciphers: A comparative study
by: Salim, Sufya, et al.
Published: (2012) -
Adaptive configurable transactional memory for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2015) -
FSM based green memory design and its implementation on ultrascale plus FPGA
by: Pandey B., et al.
Published: (2023) -
Smart card technology
by: Wong, Kiung Chung
Published: (1998)