High speed adder
There are various gro up of adder design under high speed adder family design. Each group has its own advantages and disadvantages. For this project, three important criteria of high speed adder will be compare d and analyze d : bit size, design’s area, and propa...
Saved in:
Main Author: | Dagrious, Jihob. |
---|---|
Format: | Final Year Project Report |
Language: | English English |
Published: |
Universiti Malaysia Sarawak, UNIMAS
2009
|
Subjects: | |
Online Access: | http://ir.unimas.my/id/eprint/6527/1/High%20Speed%20Adder%20%2824%20pgs%29.pdf http://ir.unimas.my/id/eprint/6527/7/Dagrious%20Jihob%20ft.pdf http://ir.unimas.my/id/eprint/6527/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SOFT ERROR DETECTION IN ADDER SYSTEM
by: NUR AISYA JASMIN BINTI MAZLAN, -
Published: (2022) -
CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020) -
VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017) -
Performance comparison of CMOS and NMOS GNRFET full adder
by: Tan, Zheng Hong, et al.
Published: (2022) -
Design and analysis of a new carbone nanotube full adder cell
by: Ghadiry, Mahdiar Hossein, et al.
Published: (2011)