TOPOLOGICAL DESIGN EXPLORATION FOR 10×10 MESH WIRELESS NETWORK-ON-CHIP
Wireless Network on Chip is an innovative technique to resolving latency and power consumption limitations in Network-on-Chip (NoC). This project targets to improve the performance of the Wireless Network on Chip (WiNoC) on different radio hub location for 10×10 MESH topology. As WiNoC has gotten...
Saved in:
Main Author: | Raynold Gerijih Belasap Anak David, - |
---|---|
Format: | Final Year Project Report |
Language: | English English |
Published: |
Universiti Malaysia Sarawak
2022
|
Subjects: | |
Online Access: | http://ir.unimas.my/id/eprint/39467/1/Raynold%20Gerijih%20Belasap%20Anak%20David%20-%20%2024pages.pdf http://ir.unimas.my/id/eprint/39467/4/Raynold%20Gerijih%20Belasap.pdf http://ir.unimas.my/id/eprint/39467/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Network-on-chip mesh topology modeling and performance analysis
by: Junos @ Yunus, Siti Aisah
Published: (2009) -
Clustered two-dimensional mesh topology for large-scale network-on-chip architecture
by: Baboli, Mehdi
Published: (2017) -
Comparative performance evaluation of routing algorithm and topology size for wireless network-on-chip
by: Lit, Asrani, et al.
Published: (2019) -
Distance-aware bidirectional medium access control for mesh wireless network-on-chip architecture
by: Lit, Asrani
Published: (2022) -
Load distribution mesh routing for wireless mesh network
by: Ibrahim, Ismadi
Published: (2015)