A high speed and well-structured partial product generator for parallel multiplier
Link to publisher's homepage at http://www.unimap.edu.my/
Saved in:
Main Authors: | Rizalafande, Che Ismail, Beckett, P |
---|---|
Other Authors: | rizalafande@unimap.edu.my |
Format: | Article |
Language: | English |
Published: |
Univerisiti Malaysia Perils
2010
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/7448 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A high speed and well-structured partial product generator for parallel multiplier
by: Rizalafande, Che Ismail, et al.
Published: (2010) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
High speed 8-bits x 8-bits Wallace Tree multiplier
by: Tajul Hamimi Harun
Published: (2008) -
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
by: Mohd Nazri Md Rejab
Published: (2008) -
Improved booth encoding for reduced area multiplier
by: Hussin, R., et al.
Published: (2009)