An efficient modified booth multiplier architecture
Multiplier plays an important role in today’s compute intensive applications such as computer graphics and digital signal processing. This thesis described the design of an Efficient Modified Booth Multiplier Architecture. With the tradeoff between speed and area, the design of the Modified Booth...
Saved in:
Main Author: | Razaidi, Hussin |
---|---|
Format: | Thesis |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2012
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/20815 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An efficient modified booth multiplier architecture
by: Razaidi, Hussin, et al.
Published: (2012) -
Improved booth encoding for reduced area multiplier
by: Hussin, R., et al.
Published: (2009) -
Redesign the 4:2 compressor for partial product reduction
by: Hussin, R., et al.
Published: (2009) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
8-bits X 8-bits modified Booth 1’s complement multiplier
by: Norafiza Salehan
Published: (2008)