Design and analysis of Floating Point multiplier
The most important floating-point representation is defined in IEEE Standard 754, adopted in 1985. This standard was developed to facilitate the portability of programs from one processor to another and to encourage the development of sophisticated, numerically all contemporary processors and arithm...
保存先:
第一著者: | Zariah Asari |
---|---|
その他の著者: | Nazuhusna Khalid (Advisor) |
フォーマット: | Learning Object |
言語: | English |
出版事項: |
Universiti Malaysia Perlis
2008
|
主題: | |
オンライン・アクセス: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1971 |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
A comparative analysis between logarithmic number system and floating-point ALU
著者:: Rizalafande, Che Ismail, Dr., 等
出版事項: (2014) -
Lossy Compression of Biometric Images Implemented Using Floating Point DSP Processor
著者:: Azuwam Ali Alhadi, Azuwam, 等
出版事項: (2021) -
Design and analysis of Floating Point divider
著者:: Siti Aminah Hussen
出版事項: (2008) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
著者:: Wan Hasan, Wan Zuha
出版事項: (2000)