An efficient modified booth multiplier architecture

• المؤلفون الرئيسيون: Razaidi, Hussin, Ali Yeon, Md Shakaff, Prof. Dr., Norina, Idris, Zaliman, Sauli, Prof. Dr., Rizalafande, Che Ismail, Afzan, Kamarudin
• مؤلفون آخرون: [e-mail]
• التنسيق: Working Paper
• اللغة: English
• منشور في: Institute of Electrical and Electronics Engineers (IEEE) 2012
• الموضوعات: Booth multipliers; Modified booth multipliers; Multiplier architectures; Architectural design; Propagation delays; multiplier architecture; Sign extensions; Transistor counts
• الوصول للمادة أونلاين: http://dspace.unimap.edu.my/xmlui/handle/123456789/19693

Link to publisher's homepage at http://ieeexplore.ieee.org/