表紙画像

High speed 8-bits x 8-bits Wallace Tree multiplier

This final year project (FYP) is to analyze the design of Wallace Tree multiplier. For simplicity, unsigned operands are chosen and main focus on the short word widths commonly used in most applications: an 8-bit multiplier. Before this era, multiplier that used low power supply or multiplier that h...

保存先:

書誌詳細
第一著者:	Tajul Hamimi Harun
その他の著者:	Norina Idris (Advisor)
フォーマット:	Learning Object
言語:	English
出版事項:	Universiti Malaysia Perlis 2008
主題:	Multipliers (Mathematical analysis) Multipliers Wallace Tree multiplier Altera Quartus II High-speed multiplier Verilog (Computer hardware description language)
オンライン･アクセス:	http://dspace.unimap.edu.my/xmlui/handle/123456789/1937
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

類似資料

8-bits X 8-bits modified Booth 1’s complement multiplier
著者:: Norafiza Salehan
出版事項: (2008)

Improved booth encoding for reduced area multiplier
著者:: Hussin, R., 等
出版事項: (2009)

Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
著者:: Mohd Nazri Md Rejab
出版事項: (2008)

Design of High-Speed Multiplier with Optimised Builtinself-Test
著者:: Wan Hasan, Wan Zuha
出版事項: (2000)

An efficient modified booth multiplier architecture
著者:: Razaidi, Hussin, 等
出版事項: (2012)

An efficient modified booth multiplier architecture
著者:: Razaidi, Hussin
出版事項: (2012)

Design and analysis of Floating Point multiplier
著者:: Zariah Asari
出版事項: (2008)

Design and implementation of embedded concurrent multiply-accumulate (MAC) functional units on FPGA for fast processing and accurate throughput
著者:: Mohd Azuan, Md Akhir
出版事項: (2016)

A high speed and well-structured partial product generator for parallel multiplier
著者:: Rizalafande, Che Ismail, 等
出版事項: (2010)

A high speed and well-structured partial product generator for parallel multiplier
著者:: Rizalafande, Che Ismail, 等
出版事項: (2010)

Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008)

Detection and evaluation of Caesium-137 point source using silicone photomultiplier sensor
著者:: Md. Ali, Sham Firdaus
出版事項: (2021)

Numerical conformal mapping and its inverse of unbounded multiply connected regions onto logarithmic spiral slit regions and straight slit regions
著者:: A. A. M., Yunus, 等
出版事項: (2015)

Radial slits maps of unbounded multiply connected regions
著者:: A.A.M., Yunus,, 等
出版事項: (2015)

Numerical evaluation of conformal mapping and its inverse for unbounded multiply connected regions
著者:: Arif A. M., Yunus, 等
出版事項: (2015)

The Effects of Tourist's Expenditure on Malaysia's Economy
著者:: Mohamed Sharif Bashir, 等
出版事項: (2012)

Low Power Multiplier Accumulator (MAC) unit using Multiple Threshold CMOS
著者:: Tang Fhan Thin
出版事項: (2008)

Redesign the 4:2 compressor for partial product reduction
著者:: Hussin, R., 等
出版事項: (2009)

Hardware Implementation of Intelligent Traffic Light Controller
著者:: Noorrashikin Jaafar
出版事項: (2008)

Low power reconfigurable sub-band filter bank ASIC for MP3 decoder
著者:: Gangamamba, B. P., 等
出版事項: (2012)

High speed six operands 16-bits carry save adder
著者:: Awatif Hashim
出版事項: (2008)

Study the effect of environmental noise on Infrared TX–RX Circuit Signals
著者:: Mohd Zaihan Ibrahim
出版事項: (2008)

RF conversion for power supply
著者:: Muhamad Fakrul Faiz, Sazali
出版事項: (2013)

Design improvement and fabrication and analysis of schoolbag for elementary school student
著者:: Wan Alif Wan Mustafa
出版事項: (2008)

An efficient implementation of Antialias Block for MP3 decoder
著者:: Sofia, Abdul Ghafur @ Yi Mon Theint, 等
出版事項: (2009)

16-Bits Carry Look-Ahead Adder as a High Speed Adder
著者:: Normala Muhd. Hussain
出版事項: (2008)

A reliable algorithm of fourth–order boundary value problems using modified variational iteration method
著者:: Rangkuti, Yulita Molliq, 等
出版事項: (2010)

Low power reconfigurable sub-band filter bank ASIC for MP3 decoder
著者:: Gangamamba, B. P., 等
出版事項: (2009)

Design and implementation of a Music Box using FPGA
著者:: Tan Kian Yiak
出版事項: (2008)

Designing 8-Bit multiplier
著者:: Yee, M.F
出版事項: (2006)

Lagrangian simulation of steady and unsteady laminar mixing by plate impeller in a cylindrical vessel
著者:: Ng K.C., 等
出版事項: (2023)

Design of Control Circuit for an Inverter
著者:: Nurfaiza Hanim Mohd Saleh
出版事項: (2008)

Low-power and high-performance 1-bit set Full-adder
著者:: Paulthurai, Anbarasu, 等
出版事項: (2016)

Combined heat and power (CHP) economic dispatch solved using Lagrangian relaxation with surrogate subgradient multiplier updates
著者:: Sashirekha A., 等
出版事項: (2023)

Overcurrent time delay determination using gain scheduled PID controllers
著者:: Zainul A.A., 等
出版事項: (2023)

FPGA based SPWM Bridge Inverter
著者:: Mohd Nazrin, Md Isa, 等
出版事項: (2008)

Prototype of 16 BIT CPU on FPGA
著者:: Tamayanti, Ramasandram
出版事項: (2016)

16-Bits High Speed Carry Select Adder
著者:: Nur Syuhada Muhammad Khariri
出版事項: (2008)

Comparison of Speed on 5 Adder Architectures
著者:: Norina Mohd Yusoff
出版事項: (2008)

Analysis of FPGA design methods using AN 8 BIT ALU
著者:: Mohd Zin, Rosnah
出版事項: (2005)