High speed 8-bits x 8-bits Wallace Tree multiplier
This final year project (FYP) is to analyze the design of Wallace Tree multiplier. For simplicity, unsigned operands are chosen and main focus on the short word widths commonly used in most applications: an 8-bit multiplier. Before this era, multiplier that used low power supply or multiplier that h...
Saved in:
主要作者: | Tajul Hamimi Harun |
---|---|
其他作者: | Norina Idris (Advisor) |
格式: | Learning Object |
语言: | English |
出版: |
Universiti Malaysia Perlis
2008
|
主题: | |
在线阅读: | http://dspace.unimap.edu.my/xmlui/handle/123456789/1937 |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
8-bits X 8-bits modified Booth 1’s complement multiplier
由: Norafiza Salehan
出版: (2008) -
Improved booth encoding for reduced area multiplier
由: Hussin, R., et al.
出版: (2009) -
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
由: Mohd Nazri Md Rejab
出版: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
由: Wan Hasan, Wan Zuha
出版: (2000) -
An efficient modified booth multiplier architecture
由: Razaidi, Hussin, et al.
出版: (2012)