DESIGNING LOW VOLTAGE AND POWER CMOS OP AMP
The importance of using low supply voltage for analogue circuit has enormously increased in recent past. The recent trend shows that a supply voltage can be degraded until 1.5 V. Low power consumption also important to increase the battery life, the packaging density and circuit reliability. CMOS...
Saved in:
Main Author: | Yusoff, Mohd Ridzuan |
---|---|
Format: | Final Year Project |
Language: | English |
Published: |
Universiti Teknologi PETRONAS
2007
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/9677/1/2007%20-Designing%20Low%20Voltage%20And%20Power%20CMOS%20OP%20AMP.pdf http://utpedia.utp.edu.my/9677/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
CMOS Op amp testing for capacitive measuring systems application
by: Arfah, Nurul, et al.
Published: (2011) -
Development of op-amp based piezoelectric rectifier for low power energy harvesting applications
by: Sepeeh, Muhamad Syazmie, et al.
Published: (2018) -
Design of low voltage cmos tristate buffer
by: Nurul Huda, Binti Zulkifli.
Published: (2010) -
CMOS Low Power Analogue Adder
by: Tan, Yu Sheng
Published: (2020) -
CMOS Two Stage OP-AMP analysis and design
by: Ahmed Syafiq, Ab Kadir
Published: (2008)