An Fpga-Based Reconfigurable Digital Chip Tester
This project presents the project work and results of an FPGA-based Reconfigurable Digital Chip Tester. The aim of this project is to achieve a reconfigurable, userfriendly and cost-effective digital chip tester for users to perform chip testing on the most commonly used digital ICs.
Saved in:
Main Author: | Eeo , Ai Ting |
---|---|
Format: | Final Year Project |
Language: | English |
Published: |
Universiti Teknologi Petronas
2010
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/796/1/EEO_AI_TING.pdf http://utpedia.utp.edu.my/796/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
PIC based hand-held IC tester
by: Liew, Choon Siong
Published: (2009) -
Development of battery impedance tester
by: Mohd Shahir, Mohd Sarif
Published: (2012) -
RrBox: Remote dynamically reconfigurable middlebox using NetFPGA
by: Tan, Tze Hon, et al.
Published: (2015) -
FPGA implementation a reconfigurable address generation unit for image processing applications
by: Kok Horng, Kok Horng
Published: (2013) -
Design And Develop Automatic Battery Cyclic Tester
by: Ramdan, Razali, et al.
Published: (2013)