Verification of Microprocessor without Interlocked Pipeline (MIPS) Processor using Self-Checking Testbench
MIPS stand for Microprocessor without Interlocked Pipeline Stages. It is a reduced instruction set computer (RISC) instruction set architecture (ISA). RISC is a wellstablished architecture due to its efficiency and simplicity. Thus, it is widely used in the processor industry. However, verifying and...
Saved in:
Main Author: | Teng, Wen Jun |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2023
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/5957/1/Teng_Wen_Jun_21AGM06710.pdf http://eprints.utar.edu.my/5957/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 6-Stage Pipeline Processor
by: Teng, Wen Jun
Published: (2021) -
Reusable Automated Agent For Universal Verification Methodology System Testbench
by: Rajumanikam, R. Logeish Raj
Published: (2015) -
Development Of Hydraulic Launch Assist Testbench
by: Ramli, Muhammad Faiz
Published: (2019) -
Development Of Hydraulic Regenerative Braking Testbench
by: Mahyuddin, Muhammad Syahir
Published: (2019) -
Face verification system on digital signal processor
by: Yap, Wooi Hen
Published: (2008)