32-bit memory controller design: design of memory controller for micron SDR SDRAM
Saved in:
Main Author: | Chin, Chun Lek |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utar.edu.my/1543/1/Documention.pdf http://eprints.utar.edu.my/1543/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration
by: Goh, Dih Jiann
Published: (2015) -
Design and implementation of 32-bit SDRAM memory controller with optimized dynamic power using ASIC
by: T., Zheng Hong, et al.
Published: (2023) -
ASIC implementation and optimization of 16 bit SDRAM memory controller
by: Alias, Nurul Ezaila, et al.
Published: (2020) -
Graphical password schemes design: enhancing memorability features using autobiographical memories
by: Adebola, Obasan, et al.
Published: (2013) -
Web STIM (Flash Memory Simulator) / Nurul Ain Maizan
by: Nurul Ain , Maizan
Published: (2005)