Design of a multicast router for network-on-chip architectures with irregular topologies
As chip complexity keeps increasing in system-on-chip (SoC), the on-chip interconnect has become a critical issue for large-scale chip design.It has been proposed that the packet-switched network exchanging messages between intellectual property (IP) cores is a viable solution for the SoC interconne...
Saved in:
Main Authors: | Tseng, Hsi-Che, Ye, Zhi-Hong, Chi, Hsin-Chou |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://repo.uum.edu.my/15624/1/PID201.pdf http://repo.uum.edu.my/15624/ http://www.icoci.cms.net.my/proceedings/2015/TOC.html |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Markov Chain Modeling for Router Hotspots on Network-On-Chip
by: Asrani, Lit, et al.
Published: (2011) -
Analytical Queue Modeling for Network-on-Chip Router
by: Asrani, Lit, et al.
Published: (2011) -
Modeling router hotspots on network-on-chip
by: Mat Junos@Yunus, Siti Aisah, et al.
Published: (2010) -
Delay Aware Topology Generation for Network on Chip
by: Asrani, Lit, et al.
Published: (2015) -
Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip
by: Wang, Hsin We
Published: (2011)