Functional test generation using micro operation fault model
As semiconductor technology advances further into nanometer regime, integrated circuit testing and validation continues to play a very important role to ensure high quality product. Conventionally, test patterns are generated from a gate level netlist using test generation tool. However, as the digi...
Saved in:
Main Author: | |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/33347/1/OngHuiYienMFKE2011.pdf http://eprints.utm.my/id/eprint/33347/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:69846?queryType=vitalDismax&query=Functional+test+generation+using+micro+operation+fault+model&public=true |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!