Design and analysis of a novel low PDP full adder cell

• Main Authors: Ghadiry, Mahdiar Hossein, A'ain, Abu Khari, Nadi S., M.
• Format: Article
• Published: World Scientific Publishing Company 2011
• Subjects: TK Electrical engineering. Electronics Nuclear engineering
• Online Access: http://eprints.utm.my/id/eprint/28821/; http://dx.doi.org/10.1142/S0218126611007323

This paper, presents a new full-swing low power high performance full adder circuit in CMOS technology. It benefits from a full swing XOR-XNOR module with no feedback transistors, which decreases delay and power consumption. In addition, high driving capability of COUT module and low PDP design of SUM module contribute to more PDP reduction in cascaded mode. In order to have accurate analysis, the new circuit along with several well-known full adders from literature have been modeled and compared with CADENCE. Comparison consists of power consumption, performance, PDP, and area. Results show that there are improvements in both power consumption and performance. This design trades area with low PDP.