CMOS Ring Oscillator Delay Cell Performance: A Comparative Study
A common voltage-controlled oscillator (VCO) architecture used in the phase locked loop (PLL) is the ring oscillator (RO). RO consist of number of inverters cascaded together as the input of the first stage connected to the output of the last stage. It is important to design the RO to be work at des...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Institute of Advanced Engineering and Science
2019
|
| Online Access: | http://eprints.utem.edu.my/id/eprint/24418/2/dyan.pdf http://eprints.utem.edu.my/id/eprint/24418/ http://ijece.iaescore.com/index.php/IJECE/article/view/17260/12349 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | A common voltage-controlled oscillator (VCO) architecture used in the phase locked loop (PLL) is the ring oscillator (RO). RO consist of number of inverters cascaded together as the input of the first stage connected to the output of the last stage. It is important to design the RO to be work at desired frequency depend on application with low power consumption. This paper presents a review the performance evaluation of different delay cell topologies the implemented in the ring oscillator. The various topologies analyzed includes current starved delay cell, differential delay cell and current follower cell. Performance evaluation includes frequency range, frequency stability, phase noise and power consumption had been reviewed and comparison of different topologies has been discussed. It is observed that starved current delay cell have lower power consumption and the different of the frequency range is small as compared to other type of delay cell. © 2019 Institute of Advanced Engineering and Science. |
|---|