A 0.8 – 2.4 Gbps Driver With Adjustable De-Emphasis Scheme For Ddr3 Memory Interface
The need for greater memory bandwidth to boost the computer system performance has driven system memory evolution to Double Data Rate Synchronous Dynamic Read Access Memory (DDR SDRAM) technologies. Trends to maximize memory bandwidth have caused Inter-Symbol Interference (ISI) become significant wh...
Saved in:
Main Author: | Lim, Zong Zheng |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/46138/1/Lim%20Zong%20Zheng24.pdf http://eprints.usm.my/46138/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fsm-Based Enhanced March C- Algorithm For Memory Built-In Self-Test
by: CH’NG , MING ZONG
Published: (2017) -
A novel design of 8-Gbps IR-UWB pulse generator
by: Mohammed, Ahmed R., et al.
Published: (2012) -
A novel design of 4-Gbps and 6-Gbps IR-UWB pulse generator
by: Al-Khateeb, Khalid A. Saeed, et al.
Published: (2011) -
MYREN-X 100 Gbps dilancar
by: Azman, Ibrahim, et al.
Published: (2018) -
Histogramequalization Based Methods
For Brightness Preservation And Local
Content Emphasis
by: Nicholas , Sia Pik Kong
Published: (2009)